

SWARNANDHRA COLLEGE OF ENGINEERING & TECHNOLOGY

Accredited by National Board of Accreditation. Accredited by National Board of Accreditation. AlCTE, New Delhi, Accredited by NAAC with "A" Grade – 3.32 CGPA AlCTE, New Delhi, Accredited by NAAC with "A" Grade – 3.32 CGPA Recognized under 2(f) & 12(B) of UGC Act 1956, Approved by AlCTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada SEETHARAMPURAM, W.G.DT., NARSAPUR-534280, (Andhra Pradesh)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

TEACHING PLAN

'ourse Code Course Ti		tle	Semester	Branch	Contact Period /Week	Aca Yea	demic r	Semester commencement date	
19EC5T01 Linear &		& Digital IC tions (R19)	v	ECE	5	2	021-22	04-10-2021	
OUR	SE OU	TCOMES							
fter co	ompletie	on of the co	urse student a	are able to					
	1	Demonstra	te different a	pplications b	ased on operation	nal-ampli	ifier.(K1,	K2,K3)	
	2	Explain th timer.(K1, Sketch and	e application K2,K4) d implementa	tion of Com	orm generators binational circuit	based or	n operatio	onal-amp .(K3)	lifier and IC 555
						na diaital	ICe (K3)	6	
4	4	Sketch and	limplementat	ion of Seque	ential circuits usi	ing digital	1CS (KJ)	e literature	
Unit No	Ou Blo Lev	tCome/ oom's /el	1	Topics/A	cetivity	and second s	Refere nce Text book	Contac Periods	t Delivery Method
			1. INTEGR	ATED CIR	CUITS				
			1.1	Introduction Types, Class	,Integrated cir	cuits- T	1,T2	1	Chalk &
	CO1:Demonstr ate different applications based on operational- amplifier.(K1,K 2,K3)		1.2	Package Ty ranges.	pes and temper	rature T	`1, T2	1	PPT, Active
0			1.3	Differential AC analys	Amplifier- DC is of Dual	and T input	T1,T2	1	& Tutorial
1.			1.4	balanced out Properties amplifier Input Unbal Ended In Unbalanced	put Configuration of other differ configuration (anced Output, S put – Bala Output)	n ential T (Dual Single nced/	1,T2	1	
			1.5	Properties amplifier Input Single	of other differ configuration Ended Input)	ential T (Dual	1,T2	1	
			1.6	Properties amplifier (Balanced/ U	of other differ configur Jnbalanced Outp	ential T ration ut)	1, T2	1	
			1.7	DC Coupling	g.	Т	1,T2	1	



SWARNANDHRA

COLLEGE OF ENGINEERING & TECHNOLOGY

Accredited by National Board of Accreditation, Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by NAAC with "A" Grade – 3.32 CGPA Recognized under 2(f) & 12(B) of UGC Act 1956, Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada SEETHARAMPURAM, W.G.DT., NARSAPUR-534280, (Andhra Pradesh)

			C 1 Differential Amplifier	T1 T2	1		
		1.8	Cascade Differential Amplifier	11, 12			
			Stages,	T1 T2	1		
		1.9	Level translator	T1,T2	1		
		1.10	Problems	11,12	1		
			Т	OTAL	10		
		2. OPERA	IONS				
		2.1	Characteristics of OP-Amps, Op- amp Block Diagram	T1,T2	1	CI. II. 8	
	CO2 [.] Explain	2.2	Ideal and practical Op-amp specifications. Op-Amp parameters,(DC characteristics)	T1,T2	1	Chalk & Talk, PPT, Active	
	the applications of waveform	2.3	Ideal and practical Op-amp specifications. Op-Amp parameters.(AC characteristics)	T1,T2	1	Learning & Tutorial	
2. 🧑	based on	2.4	741 op-amp & its features	T1,T2	1		
	operational- amplifier and IC555timer.(K1 ,K2,K4)	2.5	Linear Applications of Op-Amps: Inverting amplifier	T1,T2	1		
		2.6	Linear Applications of Op-Amps: Non-inverting amplifier	T1,T2	1		
		2.7	Integrator and differentiator	T1,T2	1		
		2.8	Summing and Difference amplifier	T1,T2	1		
		2.9	Non-Linear Applications of Op- Amps: Comparators	T1,T2	1		
		2.10	Triangular and Square wave generators	T1,T2	1		
		2:11	Sine wave generation: principle, Wein-bridge	T1,T2	1		
		2.12	Phase-shift oscillators. and Problems	T1,T2	and the second se		
			Т	OTAL	10		
		3. ACTIVE FILTERS AND TIMERS					
	CO2 Evaluia	3.1	Introduction, classification, Butter worth filters – 1st order LPF	T1,T2	1	Chalk &	
	the applications	3.2	Butter worth filters – 1st order HPF	T1,T2	1	PPT, Active Learning	
3.	generators	3.3	Band pass, Band reject	T1.T2	1	& Case	
	based on	3.4	All pass filters qualitative and	T1 T2	1	study	
	operational-	5,1	quantitative analysis	11,12	•		
	amplifier and	35	Introduction to 555 timer	T1 T2	1		
	IC555timer (K1	3.6	555 timer functional diagram	T1,T2	1		
	K2 K4)	27	Monostable onentions	T2 T2	1		
	,12,127	5.7	applications and	12,12	1		



SWARNANDHRA

COLLEGE OF ENGINEERING & TECHNOLOGY

Accredited by National Board of Accreditation, AlCTE, New Delhi, Accredited by NAAC with "A" Grade – 3.32 CGPA Recognized under 2(1) & 12(B) of UGC Act 1956, Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada SEETHARAMPURAM, W.G.DT., NARSAPUR-534280, (Andhra Pradesh)

		2.0	A dalla anarctiona and	T1 T2	1	
		3.8	Astable operations and	11,12	1	
		2.0	applications	T1 T2	1	
		3.9	VCO(IC 566) Problems	T1,T2	1	
		3.10	VCU(IC 500),F1001enits	OTAL.	10	
		A COMPI	NATIONAL LOCIC DESIGN	UTAL	10	Chalk &
		4. COMBI	Talk,PPT,			
		4.1	Introduction, Design and Analysis	13	1	Active
			procedures,	T 2	1	Learning
		4.2	Decoders, Encoders,	13	1	& Project
	CO3:Sketch		Maldinlawang and	Т2	1	based
		4.3	Multiplexers and	15	1	learning
	and		Germanators	ТЗ	1	
1.	implementation	4.4	Dinpla Adder	T3	1	
0	O	4.5	Ripple Adder	T3	1	
	circuits using	4.0	Binary Adder-Subtractor	T3	1	
	digital ICs (K3)	4./	Combinational multipliers	T3	1	
	digital ICS.(ICS)	4.8	Design considerations of the	T3	1	
		4.9	besign considerations of the	15	1	
			relevant Digital ICs			
		4 10	Combinational circuits with	Т3	1	
		4.10	relevant Digital ICs		_	
			Т	OTAL	10	
		5. SEOUE	Chalk &			
		5.1	Introduction to SSI latches	T3	1	Talk,
		5.2	Flip-Flops: SR,JK	T3	1	PPT, Active
		5.3	D flipflop, T Flipflop	T3	1	& Tutorial
		54	Design of Counters using Digital	T3	1	
	CO4:Sketch	5.1	ICs.			
5. 🔴	and	5.5	Counter applications	T3	1	
	implementation	5.6	Synchronous design methodology	T3	1	
	of Sequential	5.7	Universal Shift Registers	T3	1	
	digital ICs (K3)	5.8	Ring Counter	T3	1	
		5.9	Johnson Counter	T3	1	
		5.10	Design considerations sequential	T3	1	
			logic circuits with relevant Digital			
			ICs			
	Additional		Log and Antilog amplifiers,			
	topics		Instrumentation amplifier and A			
			to D coverters		10	
					10	
TOTAL NO. OF CLASSES PROPOSED PER PERIOD'S 60						



SWARNANDHRA

COLLEGE OF ENGINEERING & TECHNOLOGY

Accredited by National Board of Accreditation, Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by NAAC with "A" Grade - 3.32 CGPA Recognized under 2(1) & 12(B) of UGC Act 1956, Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada SEETHARAMPURAM, W.G.DT., NAR SAPUR-534280, (Andhra Prade sh)

ext Books:

N								
No. AUTHORS/BOOK TITLE/EDITION(latest)/PUBLISHER/YEAR OF PUBLICATIO								
	D. Roy Chowdary, "Linear Integrated Circuits", 2 nd Edition, New Age International (p) Ltd,2003. Unit-1, II, III.							
	F. Wakerly, "Digital Design Principles & Practices", 3rd Edition, PHI/ Pearson Education Asia 2005. Unit-IV. V							
eferer	nce Books:							
No.	AUTHORS/BOOK TITLE/ED	UTHORS/BOOK TITLE/EDITION(latest)/PUBLISHER/YEAR OF PUBLICATION						
	 Sergio Franco, "Design with Operational Amplifiers & Analog Integrated Circuits", 1st Edition, McGraw Hill, 1988. Unit-I, II, III. M. Morris Mano, "Digital Logic and Computer Design", 1st Edition Pearson Education, 2016, Unit-IV, V 							
/elo	etails							
	www.nptel.ac.in							
	www.slideshare.net							
	https://youtu.be/Z-Hw3CpPVj0							
		Name	Signature with Date					
	Faculty	Mrs. Radha Rani	Radue					
	Faculty II(for common Course)	Mrs. B. Pavani	B. peaner					
i.	Course Coordinator	Mrs. Radha Rani	Room					
·.	Module Coordinator	Dr.K.Balamurugan	Balalune					
•	Programme Coordinator	Dr. B. S. Rao	Dunha					

